Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Importance of Low Power Application Memory Cell in CMOS Design

Amit Shivhare
The criterion for memory which is essential in all digital system is efficiency of the memory array i.e number of store data bits per unit area, the time require to store and/or retrieve particular data bits in the memory, high density, high throughput etc. The memory array design using shift registers is the option for high throughput, high density with simple circuit structure for large scale digital system. This paper represent some literature survey on design and study of different methods proposed by different authors.
Select Volume / Issues:
Year:
2014
Type of Publication:
Article
Keywords:
Low Power Application Memory Cell in CMOS Design; Shift Registers
Journal:
IJECCE
Volume:
5
Number:
5
Pages:
1070-1072
Month:
September
Hits: 1750

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png