Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Characterization of Resistive Dividing Comparator in Deep Sub-Micron Region

Dhanisha N. Kapadia; Priyesh P. Gandhi
In this paper Resistive Dividing comparator along with the Buffer stage in 130nm and 90nm technologies is presented. The supply voltage VDD for this comparator is 1.3v and 1v for 130nm and 90nm respectively. Various analysis of different characteristics of the comparator has been carried out such as offset, ICMR, propagation delay, speed, power dissipation in both the technologies and the result has been compared for both the technologies. The speed of the comparator as measured from the simulation results is 1.06GHz and 1.23 GHz along with the power dissipation of 167mV and 71mV for 130nm and 90nm CMOS process respectively.
Select Volume / Issues:
Year:
2012
Type of Publication:
Article
Keywords:
Buffer stage; latch comparator; resistive dividing network
Journal:
IJECCE
Volume:
3
Number:
6
Pages:
1561-1564
Month:
November
Hits: 3183

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png