Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

M}odified XY Routing Algorithm with Scheduler for {NOC

Shubhangi D. Chawade; Mahendra A. Gaikwad; Rajendra M. Patrikar
Network on Chip (NoC) is a new prototype to formulate the interconnections in a System on Chip (SoC). With encroachments in Noc technology the bus structure has been replaced with an integrated network that results in no traffic congestion. Today a NoC consist of devices that use the network routers directing traffic among devices and wire analogous to the Internet. Thus efficient network topology and routing algorithm are imperative to the NoC design. This paper presents a modified XY routing algorithm combined with a scheduler to be used on NoCs. The proposed method is a fast way to transferring data via a specific path between two nodes in the network and the scheduler in proposed method voids collision.
Select Volume / Issues:
Year:
2012
Type of Publication:
Article
Keywords:
Routing Algorithms; Networks on Chip NoC; XY Routing Algorithm; Packet Switching
Journal:
IJECCE
Volume:
3
Number:
5
Pages:
1119-1123
Month:
Sept.
Hits: 6813

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png