A}rea Efficient Turbo Encoder for Wireless Applications on {FPGA

Mansi Rastogi; Rajesh Mehra

Error control is the major insistence in today’s wireless communication systems. In this era parallel concatenated convolutional codes known as turbo codes plays a crucial role. These codes have been chosen as error control approach for various wireless applications such as UMTS (Universal Mobile Telecommunication System),DVB (Digital Video Broadcasting) etc. In this paper an area efficient turbo encoder (2, 1, 3) is proposed to suffice the elevated demand of miniaturization in future wireless communication. The proposed design is simulated using matlab and synthesized on Xilinx Virtex-2p (xc2vp30-ff896-5) FPGA. During simulation the proposed design is compared with the matlab model of RSC encoder. The performance of proposed Turbo encoder will be compared for FPGAs in terms of number of slices, number of slice Flip-flops and the number of registers. The Synthesis results show a 7% improvement in the utilized no. of slices and slice flip-flop. So an area efficient, cost effective Parallel Concatenated Convolutional Code Encoder has been proposed in this paper.

Select Volume / Issues:

• Volume 5 Issue 2, March. 2014

Year:

2014

Type of Publication:

Article

Keywords:

Parallel Concatenated Convolutional Code; Recursive Systematic Convolutional Encoder; Forward Error Correction; Convolutional Code; FPGA

Journal:

IJECCE

Volume:

5

Number:

2

Pages:

426-430

Month:

March