Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Design of a Configurable Transmission Device for Interface of a High Speed SOC with Low Speed Components

B. Harika Goud; K. Ch Prathap Kumar m
UART is the key component of serial communications subsystem of a computer. Here UART is a configurable transmission device and high speed soc is AHB. AHB is used to connect High speed components.DMA acts as a master and memory acts as a slave. The data is transmitting from DMA to memory through AHB bus. its acts like interfacing. Five main sub modules are well designed and verified. Compared to other system buses it turns out that the per-formance of the SOC can be improved and processing time of SOC is also improved by using AHB Bus interfacing.
Select Volume / Issues:
Year:
2012
Type of Publication:
Article
Keywords:
AHB; DMA; UART
Journal:
IJECCE
Volume:
3
Number:
6
Pages:
1565-1567
Month:
November
Hits: 3666

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png