Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Parametric Analysis of 4-Bit Adder/Subtractor

Amrita Shukla; Prof. Sandip Nimade; Prof. Vikas Gupta
Adders are key components in digital design, performing not only addition operations, but also many other functions such as subtraction, multiplication and division. Adders of various bit widths are frequently required in Very Large-Scale Integrated circuits (VLSI) from processors to Application Specific Integrated Circuits (ASICs).This paper deals with layout of 4-bit full adder/subtractor. It can be use as a adder circuit for 4bit addition and also as a subtractor for subtraction with a clock signal. The result of simulation of adder/subtractor layout is in Microwind2.
Select Volume / Issues:
Year:
2012
Type of Publication:
Article
Keywords:
Full Adder; Subtractor; Tox; phi; VLSI; Microwind2
Journal:
IJECCE
Volume:
3
Number:
5
Pages:
1199-1202
Month:
Sept.
Hits: 3519

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png