Other Journals Published by Timeline Publication Pvt. Ltd.
IJECCE
IJEIR
IJAIR
IJAIM
IJRAS
IJISM
IJIRES
IJASM
IJRIES
Latest News
Submissions open
"Submissions Open For Vol. 15,Issue 2, Mar. - Apr. 2024"
Successfully Published
Volume 15,Issue 1, Jan. - Feb. 2024
Send your paper at E-mail:
submit2ijecce@yahoo.in , submit@ijecce.org
H}ardware Software Co-design for low cost Embedded Systems Based on {FPGA
Sandeepkumar R. Pandey; Dr. R. S Pande; Prof. P. A Dwaramwar; J. B. Zalke
The fundamental building blocks of a SoC
(System on Chip) are its intellectual property (IP) cores,
which are reusable hardware blocks designed to perform a
particular task. For realizing SoC application, IP used may
be customized to save silicon Area. With the abundance of
proprietary and free IPs, and customized software,
significant improvement in the overall system performance
can be achieved. Low cost FPGAs, such as Spartan family
from Xilinx, can be used effectively to demonstrate power
and purpose of hardware software co-designed systems. In
this paper, we establish, from the experimental results, that
at the cost of small silicon area, one can get significant
improvement in speed, by properly conceiving Hardware
Software (HW/SW) Co-design. Entire System is implemented
using Microblaze soft-core from Xilinx and tested on Spartan
3E Starter kit with Xilinx EDK (Embedded Development
Kit).