Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Volume 11,Issue 5,Sept.-Oct., 2020"

  • Submissions open

    "Submissions Open For Volume 11,Issue 5,Sept.-Oct., 2020"

  • Successfully Published

    "Volume 11,Issue 4,July - Aug., 2020"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

Optimised ASIC Ready FPGA Design

Prof Sandip Nemade; Mr Mohd Ahmed
FPGA devices are an important component in many modern devices. This means that it is important that VLSI designers have a thorough knowledge of how to optimize designs for FPGAs. While the design flows for ASICs and FPGAs are similar, there are many differences as well due to the limitations inherent in FPGA devices. To be able to use an FPGA efficiently it is important to be aware of both the strengths and weaknesses of FPGAs. If an FPGA design should be ported to an ASIC at a later stage it is also important to take this into account early in the design cycle so that the ASIC port will be efficient. This paper investigates as how to optimize a design for an FPGA and what steps should be taken in the design to enable seamless porting from FPGA to ASICS for volume production
Select Volume / Issues:
Year:
2011
Type of Publication:
Article
Keywords:
Optimised FPGA vs ASICS; FPGA to ASIC Porting
Journal:
IJECCE
Volume:
1
Number:
1
Pages:
35-40
Month:
April
Hits: 3235

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png