Design of Process Variation Tolerant Layout Design Dynamic Ram Memory Architecture

Prof. Vikas Gupta; Prof. Ashish E. Bhande

Variation in transistor characteristics is increasing as CMOS transistors are scaled to nanometer feature sizes. This increase in transistor variability poses a serious challenge to the cost-effective utilization of scaled technologies. Meeting this challenge requires comprehensive and efficient approaches for variability characterization, minimization, and mitigation. This paper describes an efficient infrastructure for characterizing the various types of variation in transistor characteristics. A sample of results obtained from applying this infrastructure to a number of technologies at the 90-, 65-, and 45-nm nodes is presented. This paper then illustrates the impact of the observed variability on SRAM, analog and digital circuit blocks used in system-on-chip designs. Different approaches for minimizing transistor variation and mitigating its impact on product performance and yield are also described.

Select Volume / Issues:

• Volume 3 Issue 5, Sept. 2012

Year:

2012

Type of Publication:

Article

Keywords:

0 18micro; 0 13micro; 0 09micro; 3T1D DRAM

Journal:

IJECCE

Volume:

3

Number:

5

Pages:

1108-1110

Month:

Sept.