Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Volume 11,Issue 6,Nov. - Dec. 2020"

  • Submissions open

    "Submissions Open For Volume 11,Issue 6,Nov. - Dec. 2020"

  • Successfully Published

    "Volume 11,Issue 4,July - Aug., 2020"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

FPGA Based Network Intrusion Detection System Using Counting Bloom Filter

Mr. C. Mukuntharaj; Mrs. M. Lakshmi Karthikeyeni; Mr. V. Rajeshkumar
Computer networks face an ever increasing number of threats from hackers, viruses and other malwares. An effective Network Intrusion Detection (NID) is critical before a threat affects end user machines and it leads to many financial and national security problems. As the number of threats and network speed increases, the conventional software based NID system users must choose between protection or higher data rates. As a result there has been a move towards custom hardware implementation of network intrusion detection which can have significantly higher throughput. To ensure the highest throughput bloom filters can be used. Bloom filter is an efficient data structure for hardware-based string matching. Bloom filter offers a mechanism to search for a large number of strings efficiently and concurrently when implemented with Field Programmable Gate Array (FPGA) technology. In this work an innovative architecture to realize string matching algorithm with a hardware accelerator using counting bloom filter have been proposed. The algorithm allows skipping characters not in a match in the text, and in turn simultaneously inspects multiple characters. Bloom filter stores a compact randomized representation of the threat-database, allowing for a number of advantages over traditional hash tables which have a large amount of overhead and require enough memory to store the full threat-database. The basic bloom filter can be improved into a counting bloom filter which allows reprogramming the filter by number of times depends upon the counter value and gives more flexibility. The proposed system will be designed using VHDL (Very High Speed Integrated Circuits Hardware Descriptive Language) and will be implemented using FPGA (Field Programmable Gate Array).
Select Volume / Issues:
Year:
2012
Type of Publication:
Article
Keywords:
Counting Bloom Filter; FPGA; NIDS; VHDL
Journal:
IJECCE
Volume:
3
Number:
4
Pages:
927-933
Month:
July
Hits: 933

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png