Other Journals Published by Timeline Publication Pvt. Ltd.
IJECCE
IJEIR
IJAIR
IJAIM
IJRAS
IJISM
IJIRES
IJASM
IJRIES
Latest News
Submissions open
"Submissions Open For Volume 12,Issue 1,Jan. - Feb. 2021"
Submissions open
"Submissions Open For Volume 12,Issue 1,Jan. - Feb. 2021"
Successfully Published
"Volume 11,Issue 6,Nov. - Dec. 2020"
Send your paper at E-mail:
submit2ijecce@yahoo.in , submit@ijecce.org
Implementation of 64-Bit Approximate Multiplier for Accurate and High-Level Processing
Ragini Singh; Prof. Sandip Nemade
Approximate computing has received significant attention as a promising strategy to enhance performance of multiplication. Various arithmetic operations such as multiplication addition, subtraction are important part of digital circuit to speed up the computation speed of processor. This paper presents 64 bit approximate multiplier for high speed and low delay for advance digital signal processing. Previous it is designed for 16 bit and 32 bit for various applications. Research work is focus on hardware-level approximation by introducing the partial product perforation technique and dadda multiplier for designing approximate multiplication circuits. Xilinx 14.7 is used to implementation with verilog programming language.