Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Vol. 15,Issue 6, Nov. - Dec., 2024"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

An Effective Algorithm for Minimizing the Critical Access Time of a 3D-Chip Data Bus

Chia-Chun Tsai
A 3D chip exists a natural 3D data bus that integrates all the local data buses located on different stacked layers by vertically connecting a number of TSVs. The critical access time of running data on the 3D data bus dominants the keyed performance of a 3D chip. This paper conducts to minimize the critical access time on a 3D data bus. Based on the topology of a 3D data bus with a number of timing periods for accessing data, an effective algorithm is proposed to insert signal repeaters into the critical access path of the bus and tune their sizes to minimize the critical access time. This procedure is repeated until no additional improvement. For ten tested 3D data buses with various topologies using 45nm technology, experimentally, our algorithm can effectively reduce the critical access time of a 3D data bus up to 86.14% with inserted repeater sizes of 65 on average
Select Volume / Issues:
Year:
2018
Type of Publication:
Article
Keywords:
3D Data Bus; Critical Access Time; Signal Repeater; TSV
Journal:
IJECCE
Volume:
9
Number:
4
Pages:
117-123
Month:
July
ISSN:
2249-071X
Hits: 1147

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png