Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Vol. 16,Issue 1, Jan. - Feb., 2025"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

Implementation of Higher Radix Full Adder in 130 Nm Submicron Technology

Deepak Jain; Dr. M. Zahid Alam
Arithmetic circuits play a crucial role in VLSI technology. Arithmetic blocks are usually the most power consuming parts in a system since the switching activity is quite high. Alternative arithmetic implementations can be a solution to reduce power consumption and to increase the performance of the whole system. As at the present, binary number system is the most common number system used by computer systems. However, long ago, there were such computer systems which were based on the decimal (base 10) number system rather than the binary number system. Systems designers shows that arithmetic operation of radix 2 number i.e. binary number is better than the radix 10 i.e. decimal arithmetic for specific calculations, but still decimal arithmetic is used in many software systems that specify the use of decimal arithmetic in their calculations
Select Volume / Issues:
Year:
2018
Type of Publication:
Article
Keywords:
Higher Radix Logic; Full Adder; Multivalued Logic; Quaternary logic; Standard CMOS Technology
Journal:
IJECCE
Volume:
9
Number:
3
Pages:
103-106
Month:
May
ISSN:
2249-071X
Hits: 1326

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png