Other Journals Published by Timeline Publication Pvt. Ltd.
IJECCE
IJEIR
IJAIR
IJAIM
IJRAS
IJISM
IJIRES
IJASM
IJRIES
Latest News
Submissions open
"Submissions Open For Volume 12,Issue 2,Mar. - Apr. 2021"
Submissions open
"Submissions Open For Volume 12,Issue 2,Mar. - Apr. 2021"
Successfully Published
"Volume 12,Issue 1,Jan. - Feb. 2021"
Send your paper at E-mail:
submit2ijecce@yahoo.in , submit@ijecce.org
A Review of 65-Nm CMOS Constant Current Source with Reduced PVT Variation
Sunil Singh; Sandeep Nemade
Variations in process, supply voltage and temperature (PVT) have always been an issue in Integrated Circuit (IC) Design. In digital circuits, PVT fluctuations affect the switching speed of the transistors and thus the timing of the logic. This paper presents a method to compensate CMOS process-, voltage-, and temperature (PVT) variations. The circuit architecture is based on the embodiment of a process-tolerant bias current circuit and a scaled process-tracking bias voltage source for the dedicated temperature-compensated voltage to- current conversion in a pre-regulator loop