Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Volume 11,Issue 5,Sept.-Oct., 2020"

  • Submissions open

    "Submissions Open For Volume 11,Issue 5,Sept.-Oct., 2020"

  • Successfully Published

    "Volume 11,Issue 4,July - Aug., 2020"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

Transmission Gate Base Adder Area Optimization in Power-Constrained Environments

Abhishek Chourasia; Prof. Umashankar Kurmi
In this work a floating point (FP) adder is design with reduce area and low power pass transistor dynamic logic is proposed. The design logic has been design using 50 nm technology on Microwind layout simulator. Compared to a conventional adder with this architecture, the proposed unified architecture can reduce the hardware resources. The two 4 bit FP adder are pipelined to for 8 bi FP adder . The limitation of carry propagation in parallel adder with speed trade off is overcome with this architecture. The layout design by dynamic CMOS logic optimizes the area in term of number of transistors with the comparison of conventional adder logic.
Select Volume / Issues:
Year:
2016
Type of Publication:
Article
Keywords:
FP; Area; Speed; Power; Transmission Gate
Journal:
IJECCE
Volume:
7
Number:
6
Pages:
345-348
Month:
November
ISSN:
2249-071X
Hits: 724

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png