Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Vol. 16,Issue 1, Jan. - Feb., 2025"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

Parametric Optimization Speed and Power for Floating Point Addition

Swati Tiwari; Ashish Raghuwanshi
The area and power dissipation is the important design constraint of adder design. The power consumption in MOSFET is depends on the switching frequency, sub threshold leakage and switching time. In this paper author proposed the speed and area efficient transistor base adder using static CMOS pass transistor logic...
Select Volume / Issues:
Year:
2016
Type of Publication:
Article
Keywords:
Floating Point; Significand or Mantissa; Exponent; Transmission Gate
Journal:
IJECCE
Volume:
7
Number:
6
Pages:
367-370
Month:
November
ISSN:
2249-071X
Hits: 1623

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png