Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Vol. 16,Issue 1, Jan. - Feb., 2025"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

New Multilevel Topology for Harmonic Reduction

Sanjana Jadhav; Sudheer Belsare
Two topologies are compared in this paper as well as analyzed the conversion of DC to AC power. Series connected inverter is use in the first topology. New multilevel scheme is use by another and having H-Bridge and Level modules. Software part is done in the MATLAB Software. For new topology prototype hardware is implemented using PIC microcontroller. We compare MATLAB, SIMULINK and hardware results. In MATLAB, SIMULINK conventional and new topology comparative analysis is done. We compare total harmonic distortion and real and reactive power for both systems. From that we analyze new topology having less harmonic distortion.
Select Volume / Issues:
Year:
2016
Type of Publication:
Article
Keywords:
Cascaded H bridge Multilevel Inverter; Digital Pulse Width Modulation DPWM; PIC Microcontroller; Driver Circuit
Journal:
IJECCE
Volume:
7
Number:
3
Pages:
172-175
Month:
May
ISSN:
2249-071X
Hits: 1751

Indexed By:

  • 1.gif
  • 01.png
  • 1.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg
  • EuroPub-1.png