Implementation of 64-Bit Approximate Multiplier for Accurate and High-Level Processing

Ragini Singh 1* and Prof. Sandip Nemade 2

1 M. Tech. in Microelectronics and VLSI Design from RGPV Bhopal (M.P.) India.
2 Asst. Prof. in Electronic and Communication Department in Technocrats Institute of Technology Bhopal (M.P.) India.

*Corresponding author email id: ragnisinghs@gmail.com

Date of publication (dd/mm/yyyy): 11/02/2020

Abstract – Approximate computing has received significant attention as a promising strategy to enhance performance of multiplication. Various arithmetic operations such as multiplication addition, subtraction are important part of digital circuit to speed up the computation speed of processor. This paper presents 64 bit approximate multiplier for high speed and low delay for advance digital signal processing. Previous it is designed for 16 bit and 32 bit for various applications. Research work is focus on hardware-level approximation by introducing the partial product perforation technique and dadda multiplier for designing approximate multiplication circuits. Xilinx 14.7 is used to implementation with verilog programming language.

Keywords – Approximate, Dadda, Multiplier, Verilog, Speed.

I. INTRODUCTION

Different computer arithmetic systems can be utilized to execute an advanced multiplier. Out of these most procedures include computing a lot of halfway products, and afterward adding the incomplete products together. Different arithmetic activities, for example, addition, subtraction, multiplication and division are significant piece of advanced circuit to accelerate the calculation speed of processor.

In applications like interactive media signal preparing and information mining which can endure error, careful computing units are not constantly essential. They can be supplanted with their approximate partners. Research on approximate computing for error tolerant applications is on the ascent. Adders and multipliers structure the key segments in these applications. In approximate full adders are proposed at transistor level and they are used in advanced sign preparing applications.

To decrease equipment multifaceted nature of multipliers, truncation is generally utilized in fixed-width multiplier plans. At that point a steady or variable rectification term is added to make up for the quantization error presented by the shortened part. Estimation procedures in multipliers center on gathering of halfway products, which is vital regarding power utilization. Broken array multiplier is executed, where the least critical bits of sources of info are shortened, while shaping incomplete products to diminish equipment multifaceted nature.

An effective multiplier ought to have following attributes : -

Accuracy:

A good multiplier should give right outcome.

Speed:

Multiplier ought to perform activity at fast.

Area:
A multiplier should possess less number of cuts and LUTs.

**Power:**

Multiplier should devour less power.

---

**Fig. 1. Types of Multiplier.**

Approximate computing has emerged as a potential solution for the design of energy-efficient digital systems [1]. Applications such as multimedia, recognition and data mining are inherently error-tolerant and do not require a perfect accuracy in computation. For these applications, approximate circuits may play an important role as a promising alternative for reducing area, power and delay in digital systems that can tolerate some loss of accuracy, thereby achieving better performance in energy efficiency. As one of the key components in arithmetic circuits, adders have been extensively studied for approximate implementation.

**II. BACKGROUND**

There are many multipliers designed by researchers. The basic multiplication algorithm is discussed here. The multiplication algorithm for an N bit multiplicand by N bit multiplier is shown below:

\[ Y = Y_{n-1} Y_{n-2} \ldots \ldots \ldots \ldots \ldots Y_2 Y_1 Y_0 \quad \text{Multiplicand} \]

\[ X = X_{n-1} X_{n-2} \ldots \ldots \ldots \ldots \ldots X_2 X_1 X_0 \quad \text{Multiplier} \]

Also, gates are utilized to create the Fractional Items, PP, On the off chance that the multiplicand is N-bits and the Multiplier is M-bits, at that point there is N* M halfway item. How the fractional items are produced or summed up is the distinction between the diverse models of different multipliers.

Duplication of paired numbers can be disintegrated into increments. Consider the increase of two 8-bit numbers A and B to create the 16 bit item P.

The equation for the addition is:

\[ P(m + n) = A(m)B(n) = \sum_{i=0}^{m-1} \sum_{j=0}^{n-1} a_i b_j 2^{i+j} \]
If the LSB of Multiplier is ‘1’, at that point include the multiplicand into a collector.

- Shift the multiplier one piece to the right and multiplicand one piece to one side.
- Stop when all bits of the multiplier are zero.

Equipment usage of digital signal preparing (DSP) algorithms and mixed media applications in advances, for example, field programmable gate arrays (FPGAs) and digital signal processors requires countless. Frequently, the general execution of the plan is restricted by imperatives on the speed, vitality utilization, and zone necessities of the accessible multiplier structure choices. This is especially valid for applications revolved around current handheld sight and sound gadgets, where physical size, chip area and power. Therefore, research has been centered on the improvement of effective, propelled multiplier procedures to help these requesting applications.

### III. PROPOSED METHODOLOGY

Proposed 64-bit approximate multiplier is design according to following flow chart.

![Flow Chart](image)

Figure 2 is showing proposed flow chart. According to this working flow it can be clear that proposed approximate multiplier is design and implemented according to following sub modules -

- Carry Save Adder
- Dadda Multiplier
- Compressor
- Full Adder
- Half Adder
A. Dadda Multiplier

In a famous multiplication conspiracy the cluster, the summation continues in a more standard, yet more slow way, to getting the summation of the fractional items. Utilizing this plan just one column of bits in the lattice is disposed of at each phase of the summation. In a parallel multiplier the halfway items are created by utilizing exhibit of AND entryways. The fundamental issue is the summation of the fractional items, and it is the time taken to perform this summation which decides the greatest speed at which a multiplier may work. The Dadda plot basically limits the quantity of adder stages required to perform the summation of halfway items. This is accomplished by utilizing full and half adders to diminish the quantity of lines in the grid number of bits at every summation arrange. Dadda multipliers are a refinement of the parallel multipliers exhibited by Wallace. Dadda multiplier comprises of three phases. The incomplete item grid is formed in the primary stage by N2 AND stages. In the subsequent stage, the halfway item lattice is decreased to a tallness of two. Dadda supplanted Wallace Pseudo adders with parallel (n, m) counters. A Parallel (n, m) counter is a circuit which has n inputs and produce m outputs which give a double tally of the ONEs present at the inputs. A full adder is a usage of a (3, 2) counter which takes 3 inputs and creates 2 outputs. Likewise a half adder is an execution of a (2, 2) counter which takes 2 inputs and delivers 2 outputs.

Fig. 3. Dot diagram of proposed 64-bit dadda multiplier.
Figure 3 indicating spot chart of proposed 64-bit dadda multiplier [1]. Generation of incomplete items, halfway items decrease tree, and at last, a vector consolidate expansion to deliver last item from the entirety and convey columns created from the decrease tree. Second step expends more force. In this short, estimate is applied in decrease tree arrange.

Fig. 4. Top level View.

In figure 4, showing top level view of proposed 64-bit approximate multiplier. There is 64 bit at input ‘a’ and 64 bit at input ‘b’. The output ‘c’ of this multiplier will be 128 bit. In digital multiplier the output bit is total addition of input bit.

IV. RESULT AND DISCUSSION

The implementation of the proposed 64-bit approximate multiplier is Xilinx 14.7 version using verilog language. Isim simulator is used for simulation and validation of result in test bench. Behavioral modeling style used to develop proposed algorithm. Artix Family is used to implementation.

*Binary Number Input-1 [64-bit]*

Input (a) = 10101111110000110101010111111000011110000111110000111111111110

Input (b) = 1101011111111100000011111000001111111000000111111000000111111100

Fig. 5. Result validation in Test Bench-1.

Now simulation is done using Isim simulator. Figure 5 is showing test bench window. Here ‘a’ and ‘b’ is 64 bit inputs and ‘c’ is 128 bit output. Value of ‘a’ and ‘b’ is mentioned above. Now the output of ‘c’ is multiply of ‘a’ and ‘b’.

Output (c) = 011100010110100100001001010000100100001101110111010100010100011001111001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Hexadecimal Number Input-2

Here ‘a’ and ‘b’ is 64 bit hexadecimal inputs and ‘c’ is 128 bit hexadecimal output. Value of ‘a’ is aaaa and value of ‘b’ is bbbb. The output of ‘c’ is multiply of ‘a’ and ‘b’. So value of ‘c’ is 7D26D82E.

Table 1. Simulation Parameter.

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Parameters</th>
<th>Proposed Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Type of Multiplier</td>
<td>64-bit Approximate-Multiplier</td>
</tr>
<tr>
<td>2</td>
<td>Area</td>
<td>30.33%</td>
</tr>
<tr>
<td>3</td>
<td>Delay</td>
<td>13.745ns</td>
</tr>
<tr>
<td>4</td>
<td>Accuracy rate</td>
<td>97%</td>
</tr>
<tr>
<td>5</td>
<td>Simulation Time</td>
<td>19.00 Secs</td>
</tr>
<tr>
<td>6</td>
<td>Power</td>
<td>0.082mW</td>
</tr>
<tr>
<td>7</td>
<td>PDP (Power delay product)</td>
<td>1127</td>
</tr>
<tr>
<td>8</td>
<td>Frequency</td>
<td>72.7 MHz</td>
</tr>
<tr>
<td>9</td>
<td>Throughput</td>
<td>4.6 GHz</td>
</tr>
<tr>
<td>10</td>
<td>Memory</td>
<td>4625700 kilobytes</td>
</tr>
<tr>
<td>11</td>
<td>Global Maximum Fanout</td>
<td>100000</td>
</tr>
</tbody>
</table>

Fig. 7. Comparison of multiplier bit.
Proposed multiplier is designed for 64 bit approximate multiplication while in previous work it is designed only for 16-bit.

So it can be said that proposed 64-bit multiplier is advanced of previous multiplier in terms of calculated parameters.

V. CONCLUSION

Multiplier is an important part in arithmetic processors, the current mobile applications and DSP applications need ICs with high-speed operations but low power consumption. This paper presents 64-bit efficient approximate multiplier. It is implemented and result validation using xilinx software successfully. Various parameters calculated like power, area, latency, throughput, frequency and power delay product to identify the improved architectures for high speed applications. The proposed multiplier plans can be utilized in applications with negligible misfortune in yield quality while sparing huge power and area. The 64-bit inputs binary and hexadecimal will be given and 64-bit multiplier output will be resultant. Proposed multiplier save 70% area and consume 0.08mW power.

REFERENCES


AUTHOR’S PROFILE

First Author
Ragini Singh is Electronics and Communication Engineer, currently she is perusing M. Tech. in Microelectronics and VLSI Design from RGPV Bhopal (M.P.) India.

Second Author
Prof. Sandip Nemade holds degree in VLSI Design and currently working as Asst. Prof. in Electronic and Communication Department in Technocrats Institute of Technology Bhopal (M.P.) India.