Issues

Other Journals Published by Timeline Publication Pvt. Ltd.

  • IJECCE
    IJECCE
  • IJEIR
    IJEIR
  • IJAIR
    IJAIR
  • IJAIM
    IJAIM
  • IJRAS
    IJRAS
  • IJISM
    IJISM
  • IJIRES
    IJIRES
  • IJASM
    IJASM
  • IJRIES
    IJRIES

Latest News

  • Submissions open

    "Submissions Open For Volume 8,Issue 5,Sept.-Oct.,2017"

  • Send your paper at E-mail:

    submit2ijecce@yahoo.in , submit@ijecce.org

  • Submissions open

    "Submissions Open For Volume 8,Issue 5,Sept.-Oct.,2017"

  • Successfully Published

    "Volume 8,Issue 4, July -Aug. ,2017"

Reducing Power and Leakage in CMOS Logic with Sleep and Stack Transistor Technique

Manish Kumar Chandela; Laxmi Narayan Gahalod
The major design constraint for VLSI circuits and systems is the reduce power dissipation. The power dissipation in VLSI circuits depends on the switching activity, supply voltage and output load capacitance. The leakage power dissipation cause by parasitic pn junctions and subthreshold leakage is a component of static power dissipation in CMOS circuits. It is because of the generation of leakage currents in the MOS transistors. The various methodologies such as series connected stack transistors, sleep transistor, sleepy keeper transistors techniques. These techniques reduces the static power with a moderate area overhead as compare to CMOS circuit design...
Select Volume / Issues:
Year:
2017
Type of Publication:
Article
Keywords:
Stack Transistor; Sleep Transistor; Precharge Evaluate
Journal:
IJECCE
Volume:
8
Number:
4
Pages:
226-229
Month:
July
ISSN:
2249-071X
Hits: 105

Indexed By:

  • 1.gif
  • 1.png
  • 01.png
  • 2.jpg
  • 2.png
  • 3.jpg
  • 3.png
  • 4.jpg
  • 4.png
  • 5.png
  • 6.jpg
  • 6.png
  • 7.jpg
  • 7.png
  • 8.jpg
  • 8.png
  • 9.jpeg
  • 9.jpg
  • 10.jpg
  • 10.png
  • 11.jpg
  • 11.png
  • 12.jpg
  • 12.png
  • 13.jpg
  • 13.png
  • 14.jpg
  • 14.png
  • 15.jpg
  • 16.png
  • 17.jpg
  • 17.png
  • 19.png
  • copernicus.jpg