

# Simulation of DA DCT Using ECAT for Reducing the Truncation Errors

K. V. S. P. Pravallika

**Abstract** — Discrete cosine transform (DCT) is widely used in image and video compression applications. The paper mainly deals with implementation of image compression application based on Distributed Arithmetic (DA) DCT using Error Compensated Adder Tree (ECAT) and simulating it to achieve low error rate. Distributed Arithmetic (DA) based Error Compensated Adder Tree (ECAT) is operates shifting and addition in parallel instead of using multipliers where the complexity is reduced. The proposed architecture deals with 9 bit input and 12 bit output where it meets the Peak Signal to Noise Ratio (PSNR) requirements. Advantages of ECAT based DA-DCT are low error rate and improved speed in image and video compression applications. The project is implemented in Verilog HDL language and simulated in ModelSim XE III 6.4b. The project synthesis is done using Xilinx ISE 10.1. The results obtained were evaluated with the help of MATLAB.

**Keywords** — Distributed Arithmetic (DA), Error Compensated Adder Tree (ECAT), Discrete Cosine Transform (DCT), Peak Signal to Noise Ratio (PSNR).

## I. INTRODUCTION

Discrete Cosine Transform (DCT) is widely used tool in image and video compression applications [1]. The multiplier-based DCTs were presented and implemented in [2] and [3]. To reduce area, ROM-based distributed arithmetic (DA) was applied in DCT cores [4]–[6]. Uramoto et al [4] implemented the DA-based multipliers using ROMs to produce partial products together with adders that accumulated these partial products. In this way, instead of multipliers, the DA-based ROM can be applied in a DCT core design to reduce the area required. In addition, the symmetrical properties of the DCT transform and parallel DA architecture can be used in reducing the ROM size in [5] and [6], respectively. Recently, ROM-free DA architectures were presented [7]–[11]. Shams et al. employed a bit-level sharing scheme to construct the adder-based butterfly matrix called new DA (NEDA) [7]. Being compressed, the butterfly-adder-matrix in [7] utilized 35 adders and 8 shift-addition elements to replace the ROM. Based on NEDA architecture, the recursive form and arithmetic logic unit (ALU) were applied in DCT design to reduce area cost [8], [9]. Hence the NEDA architecture is the smallest architecture for DA-based DCT core designs, but speed limitations exist in the operations of serial shifting and addition after the DA-computation. The high-throughput shift-adder-tree (SAT) and adder-tree (AT), those unroll the number of shifting and addition words in parallel for DA-based computation, were introduced in [10] and [11], respectively. However, a large truncation error occurred. In order to reduce the truncation error effect, several error compensation bias methods have been presented [12]–[14] based on statistical

analysis of the relationship between partial products and multiplier-multiplicand. DA-based DCT core with an error-compensated adder-tree (ECAT) was proposed in [15]. ECAT operates shifting and addition in parallel by unrolling all the words required to be computed. Furthermore, the error-compensated circuit alleviates the truncation error for high accuracy design.

This paper uses this ECAT architecture to design 2D-DCT core and simulate it to demonstrate DCT based image compression. The ECAT (p,q) is chosen to be (12,9) to achieve more precision and less truncation errors.

## II. DISTRIBUTED ARITHMETIC BASED DISCRETE COSINE TRANSFORM

Distributed Arithmetic (DA) plays a key role in embedding DSP functions in FPGA devices. Distributed Arithmetic performs multiplication with look-up table based schemes. DA specifically targets the sum of products (sometimes referred to as the vector dot product) computation that covers many of the important DSP filtering and frequency transforming functions. The derivation of the DA algorithm is extremely simple but its applications are extremely broad. The mathematics includes a mix of Boolean and ordinary algebra and requires no prior preparation - even for the logic designer.

In DA the task of summing product terms is replaced by table look-up procedures that are easily implemented in the configurable logic block (CLB) look-up table architecture. The arithmetic operations are reduced to addition, subtraction, and binary scaling. With scaling by negative powers of 2, the actual implementation entails the shifting of binary coded data words toward the least significant bit and the use of sign extension bits to maintain the sign at its normal bit position.

*Discrete Cosine Transform (DCT)*

The forward and inverse 2-D DCT can be written as shown in equation 1 and 2 below

$$z(x,y) = \frac{2}{N} C(x)C(y) \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} x(i,j) \cos \frac{(2i+1)x\pi}{2N} \cos \frac{(2j+1)y\pi}{2N} \quad (1)$$

$$x(i,j) = \frac{2}{N} \sum_{x=0}^{N-1} \sum_{y=0}^{N-1} C(x)C(y)Z(x,y) \cos \frac{(2i+1)x\pi}{2N} \cos \frac{(2j+1)y\pi}{2N} \quad (2)$$

where  $x(i,j)$  is the image pixel data, and  $Z(x,y)$  is the transport data.

The 2-D DCT is an orthogonal and separable transform. It can be expressed in matrix notation as two 1-D DCT's. Therefore, we can decompose equation (1) into two 1-D DCT's as shown in the equations (3) and (4) below.

$$Z(u, v) = \sqrt{\frac{2}{N}} \sum_{i=0}^{N-1} c(u)Y(v, i) \cos \frac{(2i+1)u\pi}{2N} \quad (3)$$

$$Y(v, i) = \sqrt{\frac{2}{N}} \sum_{j=0}^{N-1} c(v)x(i, j) \cos \frac{(2j+1)v\pi}{2N} \quad (4)$$

Similarly equation (2) can be decomposed into two 1-D IDCT's as shown in equations (5) and (6) below.

$$x(i, j) = \sqrt{\frac{2}{N}} \sum_{u=0}^{N-1} c(u)Y(j, u) \cos \frac{(2i+1)u\pi}{2N} \quad (5)$$

$$Y(j, u) = \sqrt{\frac{2}{N}} \sum_{v=0}^{N-1} c(v)Z(u, v) \cos \frac{(2j+1)v\pi}{2N} \quad (6)$$

#### Computation of the DCT

The 8 x 8 DCT coefficient matrix can be written as shown in equation (7)

$$C(DCT)_{8 \times 8} = \begin{bmatrix} a & a & a & a & a & a & a & a \\ b & d & e & g & -g & -e & -d & -b \\ c & f & -f & -c & -c & -f & f & c \\ d & -g & -b & -e & e & b & g & -d \\ a & -a & -a & a & a & -a & -a & a \\ e & -b & g & d & -d & -g & b & -e \\ f & -c & c & -f & -f & c & -c & f \\ g & -e & d & -b & b & -d & e & -g \end{bmatrix} \quad (7)$$

Even rows of C are even-symmetric and odd rows are odd-symmetric. Therefore by exploiting this symmetry in the rows of C and separating even and odd rows we can get 1D-DCT as shown in equation (8)

$$\begin{bmatrix} y_0 \\ y_2 \\ y_4 \\ y_6 \end{bmatrix} = \begin{bmatrix} a & a & a & a \\ c & f & -f & -c \\ a & -a & -a & a \\ f & -c & c & -f \end{bmatrix} \begin{bmatrix} x_0 + x_7 \\ x_1 + x_6 \\ x_2 + x_5 \\ x_3 + x_4 \end{bmatrix} \begin{bmatrix} y_1 \\ y_3 \\ y_5 \\ y_7 \end{bmatrix} \\ = \begin{bmatrix} b & d & e & g \\ d & -g & -b & -e \\ e & -b & g & d \\ g & -e & d & -b \end{bmatrix} \begin{bmatrix} x_0 - x_7 \\ x_1 - x_6 \\ x_2 - x_5 \\ x_3 - x_4 \end{bmatrix} \quad (8)$$

1D-DCT is written as shown in equations (9) and (10)

$$\begin{bmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{bmatrix} = \begin{bmatrix} a & c & a & f \\ a & f & -a & -c \\ a & -f & -a & c \\ a & -c & a & -f \end{bmatrix} \begin{bmatrix} x_0 \\ x_2 \\ x_4 \\ x_6 \end{bmatrix} + \begin{bmatrix} b & d & e & g \\ d & -g & -b & -e \\ e & -b & g & d \\ g & -e & d & -b \end{bmatrix} \begin{bmatrix} x_1 \\ x_3 \\ x_5 \\ x_7 \end{bmatrix} \quad (9)$$

$$\begin{bmatrix} y_7 \\ y_6 \\ y_5 \\ y_4 \end{bmatrix} = \begin{bmatrix} a & c & a & f \\ a & f & -a & -c \\ a & -f & -a & c \\ a & -c & a & -f \end{bmatrix} \begin{bmatrix} x_0 \\ x_2 \\ x_4 \\ x_6 \end{bmatrix} - \begin{bmatrix} b & d & e & g \\ d & -g & -b & -e \\ e & -b & g & d \\ g & -e & d & -b \end{bmatrix} \begin{bmatrix} x_1 \\ x_3 \\ x_5 \\ x_7 \end{bmatrix} \quad (10)$$

Where

$$\begin{bmatrix} a \\ b \\ c \\ d \\ e \\ f \\ g \end{bmatrix} = \sqrt{\frac{2}{N}} \begin{bmatrix} \cos \frac{4\pi}{16} \\ \cos \frac{\pi}{16} \\ \cos \frac{2\pi}{16} \\ \cos \frac{3\pi}{16} \\ \cos \frac{5\pi}{16} \\ \cos \frac{6\pi}{16} \\ \cos \frac{7\pi}{16} \end{bmatrix} \quad (11)$$

#### ROM BASED Distributed Arithmetic based VLSI Architecture for DCT

For a 2-D data  $x(i, j)$ ,  $0 \leq i \leq 7$  and  $0 \leq j \leq 7$ , 8x8 2-D DCT is given by equation (12)

$$F(u, v) = \frac{2}{8} C(u)C(v) \sum_{i=0}^7 \sum_{j=0}^7 x(i, j) \cos \frac{(2i+1)u\pi}{16} \cos \frac{(2j+1)v\pi}{16} \quad (12)$$

where  $0 \leq u \leq 7$  and  $0 \leq v \leq 7$ , and  $c(u), c(v) = \frac{1}{2}$  for  $u, v = 0$ ,  $c(u), c(v) = 1.414$  otherwise.

Implementation computation is reduced by decomposing equation (12) in two 8x1 1-D DCT given by equation (13)

$$F(u) = \frac{1}{2} C(u) \sum_{i=0}^7 x(i) \cos \frac{(2j+1)u\pi}{16} \quad (13)$$

For 2-D DCT computation of a 8x8 2-D data, first row-wise 8x1 1-D DCT is taken for all rows followed by column-wise 8x1 1-D DCT to all columns. Intermediate results of 1-D DCT are stored in transposition memory.

$$F(0) = [X(0) + X(1) + X(2) + X(3) + X(4) + X(5) + X(6) + X(7)]P \quad (14)$$

$$F(1) = [X(0) - X(7)]A + [X(1) - X(6)]B + [X(2) - X(5)]C + [X(3) - X(4)]D \quad (15)$$

$$F(2) = [X(0) - X(3) - X(4) + X(7)]M + [X(1) - X(2) - X(5) - X(6)]N \quad (16)$$

$$F(3) = [X(0) - X(7)]B + [X(1) - X(6)](-D) + [X(2) - X(5)](-A) + [X(3) - X(4)](-C) \quad (17)$$

$$F(4) = [X(0) - X(1) - X(2) + X(3) + X(4) - X(5) - X(6) + X(7)]P \quad (18)$$

$$F(5) = [X(0) - X(7)]C + [X(1) - X(6)](-A) + [X(2) - X(5)]D + [X(3) - X(4)]B \quad (19)$$

$$F(6) = [X(0) - X(3) - X(4) + X(7)]N + [X(1) - X(2) - X(5) - X(6)](-M) \quad (20)$$

$$F(7) = [X(0) - X(7)]D + [X(1) - X(6)](-C) + [X(2) - X(5)]B + [X(3) - X(4)](-A) \quad (21)$$

where,

$$M = \frac{1}{2} \cos \frac{\pi}{8}, N = \frac{1}{2} \cos \frac{3\pi}{8}, P = \frac{1}{2} \cos \frac{\pi}{4} \\ A = \frac{1}{2} \cos \frac{\pi}{16}, B = \frac{1}{2} \cos \frac{3\pi}{16}, C = \frac{1}{2} \cos \frac{5\pi}{16}, D = \frac{1}{2} \cos \frac{7\pi}{16}$$

Distributed arithmetic is used to compute the above 8 equations (14)-(21) where cosine terms are expressed in DA form. Implementation is realized by using shift and adds operations. Shifting operation is performed by wiring. Each value of F is computed in parallel and hence faster speed is achieved [11]. Shifted data are represented by less number of bits and hence adder bit-width is reduced resulting in less hardware cost. For DCT computation image data is represented in signed 2's complement form range -128 to 127. Bit width of shifted

data is determined by number of times shift operation is done. So different bit-width intermediate data are present which are to be added. For 2-input adder both input data width has to be equal and hence sign extension is done in smaller bit-width data. Shifting and addition with sign extension creates error.

### III. ECAT ARCHITECTURE

The shifting and addition computation uses a shift-and-add operator in VLSI implementation in order to reduce hardware cost. However, when the number of the shifting and addition words increases, the computation time will also increase. Therefore, the shift-adder-tree (SAT) presented in operates shifting and addition in parallel by unrolling all the words needed to be computed for high-speed applications. However, a large truncation error occurs in SAT, and ECAT architecture is proposed in [15] to compensate for the truncation error in high-speed applications.

#### Error-Compensated Scheme

The distributed arithmetic equation which represents the inner product of Discrete Cosine Transform can be represented in main part (MP) and truncation part (TP) as shown in equation (22).

$$Y \approx MP + \sigma \cdot 2^{-(P-2)} \quad (22)$$

where  $\sigma$  is the compensated bias from the TP to the MP and can be expressed as shown in equation (23). The truncation part can be further divided into  $TP_{major}$  and  $TP_{minor}$  as shown in equations (24) and (25).

$$\sigma = Round(TP_{major} + TP_{minor}) \quad (23)$$

$$TP_{major} = \frac{1}{2} \sum_{j=0}^{Q-1} y_j^{(P-1-j)} \quad (24)$$

$$TP_{minor} = \frac{1}{4} (y_{1(P-1)} + \dots + y_{(Q-1)(P-Q+1)}) + \frac{1}{8} (y_{2(P-1)} + \dots + y_{(Q-1)(P-Q+2)}) + \dots + \left(\frac{1}{2}\right)^Q y_{(Q-1)(P-1)} \quad (25)$$

The ECAT architecture propose in [15] is illustrated in Fig 1 below for (P,Q)=(12,6), where block FA indicates a full-adder cell with three inputs (a, b, and c) and two outputs, a sum (s) and a carry-out (co). Also, block HA indicates half-adder cell with two inputs (a and b) and two outputs, a sum (s) and a carry-out (co).




Fig.1. ECAT and ECC Architecture

### IV. IMPLEMENTATION OF IMAGE COMPRESSION APPLICATION USING ECAT

The 2-D transform can be carried out with two passes of 1-D transforms. The separability property of 2-D DCT/IDCT allows the transform to be applied on one dimension (row) then on the other (column). This technique requires  $2N$  instances of  $N$ -point 1-D DCT to

implement an  $N \times N$  2-D DCT. The 2-D DCT of a data matrix is defined as equation (26)

$$Z = C \cdot X \cdot C^T \quad (26)$$

Where  $X$  is the data matrix,  $C$  is the matrix of DCT Coefficients, and  $C^T$  is th transpose of  $C$ .

An expanded form of above equation is shown in equation (27).

$$Z = \begin{bmatrix} C_{00} & C_{01} & \dots & C_{07} \\ C_{10} & C_{11} & \dots & C_{17} \\ \vdots & \vdots & \ddots & \vdots \\ C_{70} & C_{71} & \dots & C_{77} \end{bmatrix} \begin{bmatrix} X_{00} & X_{01} & \dots & X_{07} \\ X_{10} & X_{11} & \dots & X_{17} \\ \vdots & \vdots & \ddots & \vdots \\ X_{70} & X_{71} & \dots & X_{77} \end{bmatrix} \begin{bmatrix} C_{00} & C_{10} & \dots & C_{70} \\ C_{01} & C_{11} & \dots & C_{71} \\ \vdots & \vdots & \ddots & \vdots \\ C_{07} & C_{17} & \dots & C_{77} \end{bmatrix} \quad (27)$$

Where, for an  $N \times N$  data matrix, the co-efficient values in the above matrix can be represented as shown in equation (28).

$$c_{k,l} = \sqrt{\frac{2}{N}} \cos \left[ \frac{(2k-1)(l-1)\pi}{2N} \right] \quad (28)$$

The 2-D DCT (8 x 8 DCT) is implemented by the row-column decomposition technique. We first compute the 1-D DCT (8 x 1 DCT) of each column of the input data matrix  $X$  to yield  $X^T C$  after appropriate rounding or truncation, the transpose of the resulting matrix,  $C^T X$ , is stored in an transpose buffer. We then compute another 1-D DCT (8 x 1 DCT) of each row of  $C^T X$  to yield the desired 2-D DCT as defined in equation above. A block diagram of the design is shown in Fig 2 below.




Fig. 2. 2D DCT using Row-Column Decomposition

The test image is converted to grayscale using MATLAB utility function `rgb2gray()` and read as multiple 8x8 blocks from the implemented ModelSim testbench code. The 8x8 block is simulated using the proposed system. As illustrated in Fig. 2, 2D DCT is performed in two steps by using the same 1D DCT core proposed. In first step, 1D DCT is performed on each of the rows of 8x8 block and output is written to intermediate buffer. In second step, 1D DCT is performed again on all the columns of 8x8 blocks from the intermediate buffer and output captured from this step is the 2D DCT output of the test image.

The eight separated ECATs work simultaneously as shown in Fig. 4, enabling high-speed applications to be achieved. After the data output from the DA-Matrix is completed, the transform output will be completed during one clock cycle by the proposed ECATs. In contrast, the traditional shift-and-add architecture requires  $Q$  clock cycles to complete the transform output  $Z$ , if the DA-precision is  $Q$  bits.

With high-speed considerations in mind, the proposed 2-D DCT is designed using two 1-D DCT cores and one transpose buffer. For accuracy, the DA-precision and transpose buffer word lengths are chosen to be 9 bits and 12 bits, respectively, meaning that the system can meet the PSNR requirements outlined in previous works [15]. Moreover, the 2-D DCT core accepts 9-bit image input and 12-bit output precision. For the proposed 2-D DCT, the synthesis was done using Xilinx. The proposed 8 x 8

2-D DCT core has a latency of 10 clock cycles and is operated at 100 MHz. As a result of the 8 parallel outputs, the proposed 2-D DCT core can achieve a throughput rate of 800 Mpixels per second, meeting the 1080 p high definition television (HDTV) specifications for 200 MHz based on low power operations.




Fig.3. 2D DCT FLOW




Fig.4. ECAT DA-DCT Flow

### V. RESULTS AND DISCUSSION

The 2-D DCT architecture and the implementation were discussed in the previous chapters. Now this chapter deals with the simulation and synthesis results of the implemented 1-D 8-point DCT. Here ModelSim tool is used in order to simulate the design and checks the functionality of the design. Once the functional verification is done, the design will be taken to the Xilinx tool for Synthesis process and the net-list generation.

The test image “Mushroom” shown in Fig. 5 is used to check the system accuracy is comprised of 32 x 32 pixels with each pixel being represented by 8-bit 256 gray level data.



Fig.5. Original Image 32x32

As illustrated in previous chapter, after inputting the original test image pixels to the proposed 2-D DCT architecture, the transform output data is captured to output buffer. The 2D DCT image obtained using the proposed architecture for given test image is shown in Fig. 6 below.




Fig.6. DCT Image 32x32

The transformed image is fed into MATLAB to compute the inverse DCT using 64-bit double-precision operations. The reconstructed image using MATLAB IDCT function is shown in Fig. 7 below.




Fig.7. Reconstructed image 32x32

PSNR calculation is performed on the reconstructed image to check if desired accuracy is achieved with the proposed architecture. PSNR is used for measuring the quality of compressed image. Higher PSNR values represent good quality in compression. PSNR for test image was calculated approximately 45dB was achieved with this implementation

Proposed implementation is synthesized using Xilinx ISE 10.1. The synthesis report is shown in Fig. 8 below.

of Project Status (11/27/2012 - 07:47:37)					
Project File:	cc_ise	Current State:	Programming File Generated		
Module Name:	add3	Errors:	No Errors		
Target Device:	xc3s500e-fg320	Warnings:	15 Warnings		
Product Version:	ISE 10.1 - Foundation Simulator	Routing Results:	All Signals Successfully Routed		
Design Goal:	Balanced	Timing Constraints:	All Constraints Met		
Design Strategy:	Xilinx Default (locked)	Final Timing Score:	7 (Timing Reports)		
No partition information was found.					
Device Utilization Summary					
Logic Utilization	Used	Available	Utilization		
Number of 4 input LUTs	931	9,312	9%		
Logic Distribution					
Number of occupied Slices	503	4,056	9%		
Number of Slices containing only related logic	503	503	100%		
Number of Slices containing unrelated logic	0	503	0%		
<b>Total Number of 4 input LUTs</b>	<b>931</b>	<b>9,312</b>	<b>9%</b>		
Number used as logic	931				
Number used as a multiplexer	40				
Number of bonded I/Os	154	232	63%		
IOB Flip-Flops	96				
Number of BUF_GAMUXs	1	24	4%		
Performance Summary					
Final Timing Score:	0	Pinout Date:	Pinout Report		
Routing Results:	All Signals Successfully Routed	Clock Date:	Clock Report		
Timing Constraints:	All Constraints Met				
Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Info
Configuration Report	Current	Tue Nov 27 07:45:46 2012	0	15	0
Location Report	Current	Tue Nov 27 07:46:10 2012	0	0	0
Map Report	Current	Tue Nov 27 07:46:30 2012	0	0	4
Place and Route Report	Current	Tue Nov 27 07:46:58 2012	0	0	1
Static Timing Report	Current	Tue Nov 27 07:47:04 2012	0	0	0
Design Report	Current	Tue Nov 27 07:47:36 2012	0	0	0

Fig.8. Xilinx synthesis report

The proposed 2-D DCT core synthesized by using Xilinx ISE 10.1 and the Xilinx XC3S500 FPGA can achieve around 500 megapixels per second (M-pels/sec) throughput rate. Table I compares the proposed 2-D DCT core with previous FPGA implementations. The throughput rate is comparable to other results for given P,Q values of 12,9 along with high PSNR value.

Table I : Comparison of 2-D DCT Architectures in FPGA

FPGA-Chip	XC2VP30	XC3S200	XC3S500	
Architecture	[15]	[11]	[15]	Proposed
Number of 4 input LUTs	2990	2271	2847	931
Number of Slices	1872	1221	1585	503
Number of Slice Flip Flops	1837	616	1817	971
Throughput (M-pels/s)	792	400	488	500
Clock Frequency (MHz)	99	50	61	99

## VI. CONCLUSION AND FUTURE SCOPE

The Distributed Arithmetic Discrete Cosine Transform (DA DCT) was designed successfully and the coding was done in Verilog HDL. The RTL simulations were performed using ModelSim III XE 6.4b from Mentor Graphics. The synthesis was done using Xilinx ISE 10.1. DA DCT Design is verified for all test cases. The DA DCT works properly for all the test values and achieved high PSNR values by maintaining the high throughput values.

### Future scope of the Work

- 1) This work can be improved by implementing JPEG 2000 Image compression standard in which ordinary DCT transformation part can be replaced by our Distributed Arithmetic Discrete Cosine Transform (DA DCT) Design.
- 2) The 8-Point Distributed Arithmetic Discrete Cosine Transform (DA DCT) Design can be made to 16, 32-point Distributed Arithmetic Discrete Cosine Transform (DA DCT) by making minor modifications to the code.
- 3) This work can be extended in order to increase the accuracy by increasing the level of transformations.
- 4) This can be used as a part of the block in the full fledged application, i.e., by using these DA DCT, the applications can be developed such as compression, watermarking, etc.

## REFERENCES

- [1] Y.Wang, J. Ostermann, and Y. Zhang, Video Processing and Communications, 1st ed. Englewood Cliffs, NJ: Prentice-Hall, 2002.
- [2] Y. Chang and C.Wang, "New systolic array implementation of the 2-D discrete cosine transform and its inverse," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 2, pp. 150-157, Apr. 1995.
- [3] C. T. Lin, Y. C. Yu, and L. D. Van, "Cost-effective triple-mode reconfigurable pipeline FFT/IFFT/2-D DCT processor," IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 8, pp. 1058-1071, Aug. 2008.
- [4] S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamashita, H. Yerane, and M. Yoshimoto, "A 100-MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 492-499, Apr. 1992.
- [5] S. Yu and E. E. S. , Jr., "DCT implementation with distributed arithmetic," IEEE Trans. Comput., vol. 50, no. 9, pp. 985-991, Sep. 2001.
- [6] P. K. Meher, "Unified systolic-like architecture for DCT and DST usi distributed arithmetic," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.53, no. 12, pp. 2656-2663, Dec. 2006.
- [7] A. M. Shams, A. Chidanandan, W. Pan, and M. A. Bayoumi, "NEDA: A low-power high-performance DCT architecture," IEEE Trans. Signal Process., vol. 54, no. 3, pp. 955-964, Mar. 2006.
- [8] M. R. M. Rizk and M. Ammar, "Low power small area high performance 2D-DCT architecture," in Proc. Int. Design Test Workshop, 2007, pp. 120-125.
- [9] Y. Chen, X. Cao, Q. Xie, and C. Peng, "An area efficient high performance DCT distributed architecture for video compression," in Proc. Int. Conf. Adv. Comm. Technol., 2007, pp. 238-241.
- [10] C. Peng, X. Cao, D. Yu, and X. Zhang, "A 250 MHz optimized distributed architecture of 2D 8x8 DCT," in Proc. Int. Conf. ASIC, 2007, pp. 189-192.
- [11] [C. Y. Huang, L. F. Chen, and Y. K. Lai, "A high-speed 2-D transform architecture with unique kernel for multi-standard video applications," in Proc. IEEE Int. Symp. Circuits Syst., 2008, pp. 21-24.
- [12] S. S. Kidambi, F. E. Guibaly, and A. Antonious, "Area-efficient multipliers for digital signal processing applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 43, no. 2, pp. 90-95, Feb. 1996.
- [13] K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, "Design of low-error fixed-width modified booth multiplier," IEEE Trans. Very Large Scale Integration. (VLSI) Syst., vol. 12, no. 5, pp. 522-531, May 2004.
- [14] L. D. Van and C. C. Yang, "Generalized low-error area-efficient fixedwidth multipliers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1608-1619, Aug. 2005.
- [15] High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree. Yuan-Ho Chen, Tsin-Yuan Chang, and Chung-Yi Li. IEEE Vol. 19, No. 4, April 2011

## AUTHOR'S PROFILE



### K. V. S. P. Pravallika

was born in kothagudem on July 4<sup>th</sup> 1988. She is pursuing her M.Tech. in Advanced VLSI System Design from CVSR College of Engineering, Hyderabad, A.P. She pursued her BTech in Electronics and Communication Engineering from Sai Spurthi Institute of Technology, Sathupally, A.P. in 2009.

She worked as an ASSISTANT PROFESSOR at the Department of Electronics and Communication Engineering, Dr Paul Raj Engineering College, Bhadrachalam, AP after her graduation for one and half years in 2009 and 2010. She was teaching Antenna and wave propagation, cellular and mobile communications, and telecommunications during this period.